

## EE 354

### A to D to A Example

#### *Example 2 A to D and D to A Conversion*

This example uses the ADC and DAC. An analog signal is read from PA5 on ADC0 and sent to PA4 on DAC0. You can input a signal in the range of 0 to 3 volts on PA5 and see the sampled signal on PA4. The software delay slows the sampling time.

```
//AtoDtoATest.c
/* This program inputs and analog signal from PA5 on the ARM M4 Nucleo board
   and outputs the same analog signal with no scaling to PA4.
*/
#include "stm32f446.h"
int main()
{int i;
  RCC_AHB1ENR |= 1;          //Bit 0 is GPIOA clock enable bit
  RCC_APB1ENR |= (1 << 29); //Bit 29 is DAC clock enable bit
  RCC_APB2ENR |= 0x100;     //Bit 8 is ADC 1 clock enable bit
  GPIOA_MODER |= 0xF00;     //PA4-PA5 are analog
  GPIOA_PUPDR &= 0xFFFF0FF; //Pins PA4 PA5 are no pull up and no pull down
  DAC_CR |= 0x3C;           //Bits 3, 4, 5 = 111 for software trigger ch1
                              //Bit 2 = 1 for Ch 1 trigger enabled
                              //Bit 1 = 1 for Ch 1 output buffer enabled
  DAC_CR |= 1;             //Bit 0 = 0 for Ch 1 enabled

  ADC1_CR2 |= 1;           //Bit 0 turn ADC on
  ADC1_CR2 |= 0x400;       //Bit 10 allows EOC to be set after conversion
  ADC_CCR |= 0x30000;      //Bits 16 and 17 = 11 so clock divided by 8
  ADC1_SQR3 |= 0x5;        //Bits 4:0 are channel number for first conversion
                              // Channel is set to 5 which corresponds to PA5

  while(1)
  {ADC1_CR2 |= 0x40000000; // Bit 30 does software start of A/D conversion
    while((ADC1_SR & 0x2) == 0); //Bit 1 is End of Conversion
    DAC_DHR12R1 = ADC1_DR & 0xFFF;
    DAC_SWTRIGR |= 0x1;     //Start the D/A conversion
    for(i=0;i<200;i++);
  }
}
```





### 6.3.10 RCC AHB1 peripheral clock enable register (RCC\_AHB1ENR)

Address offset: 0x30

Reset value: 0x0010 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	OTGHS ULPIEN	OTGHS EN	Res.	Res.	Res.	Res.	Res.	Res.	DMA2 EN	DMA1 EN	Res.	Res.	BKP SRAMEN	Res.	Res.
	r/w	r/w							r/w	r/w			r/w		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	CRC EN	Res.	Res.	Res.	Res.	GPIOH EN	GPIOG EN	GPIOF EN	GPIOE EN	GPIOD EN	GPIOC EN	GPIOB EN	GPIOA EN
			r/w					r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w

### 6.3.13 RCC APB1 peripheral clock enable register (RCC\_APB1ENR)

Address offset: 0x40

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	DAC EN	PWR EN	CEC EN	CAN2 EN	CAN1 EN	FMPI2C1 EN	I2C3 EN	I2C2 EN	I2C1 EN	UART5 EN	UART4 EN	USART3 EN	USART2 EN	SPDIFRX EN
		r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPI3 EN	SPI2 EN	Res.	Res.	WWDG EN	Res.	Res.	TIM14 EN	TIM13 EN	TIM12 EN	TIM7 EN	TIM6 EN	TIM5 EN	TIM4 EN	TIM3 EN	TIM2 EN
r/w	r/w			r/w			r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w

### 6.3.14 RCC APB2 peripheral clock enable register (RCC\_APB2ENR)

Address offset: 0x44

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	SAI2 EN	SAI1 EN	Res.	Res.	Res.	TIM11 EN	TIM10 EN	TIM9 EN
								r/w	r/w				r/w	r/w	r/w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	SYSCFG EN	SPI4 EN	SPI1 EN	SDIO EN	ADC3 EN	ADC2 EN	ADC1 EN	Res.	Res.	USART6 EN	USART1 EN	Res.	Res.	TIM8 EN	TIM1 EN
	r/w	r/w	r/w	r/w	r/w	r/w	r/w			r/w	r/w			r/w	r/w